XCHG (R64, R64) - Throughput and Uops (IACA 2.2)
With different registers for different operands
With 1 independent instruction
Throughput Analysis Report
--------------------------
Block Throughput: 1.00 Cycles Throughput Bottleneck: Dependency chains (possibly between iterations)
Port Binding In Cycles Per Iteration:
---------------------------------------------------------------------------------------
| Port | 0 - DV | 1 | 2 - D | 3 - D | 4 | 5 | 6 | 7 |
---------------------------------------------------------------------------------------
| Cycles | 0.2 0.0 | 0.2 | 0.0 0.0 | 0.0 0.0 | 0.0 | 0.2 | 0.2 | 0.0 |
---------------------------------------------------------------------------------------
| Num Of | Ports pressure in cycles | |
| Uops | 0 - DV | 1 | 2 - D | 3 - D | 4 | 5 | 6 | 7 | |
---------------------------------------------------------------------------------
| 1 | 0.2 | 0.2 | | | | 0.2 | 0.2 | | CP | xchg r8, r9
Total Num Of Uops: 1
With 6 independent instructions
Throughput Analysis Report
--------------------------
Block Throughput: 1.50 Cycles Throughput Bottleneck: FrontEnd, Port0, Port1, Port5, Port6
Port Binding In Cycles Per Iteration:
---------------------------------------------------------------------------------------
| Port | 0 - DV | 1 | 2 - D | 3 - D | 4 | 5 | 6 | 7 |
---------------------------------------------------------------------------------------
| Cycles | 1.5 0.0 | 1.5 | 0.0 0.0 | 0.0 0.0 | 0.0 | 1.5 | 1.5 | 0.0 |
---------------------------------------------------------------------------------------
| Num Of | Ports pressure in cycles | |
| Uops | 0 - DV | 1 | 2 - D | 3 - D | 4 | 5 | 6 | 7 | |
---------------------------------------------------------------------------------
| 1 | 0.5 | | | | | 0.5 | | | CP | xchg r8, r9
| 1 | | 0.5 | | | | | 0.5 | | CP | xchg r10, r11
| 1 | 0.5 | | | | | 0.5 | | | CP | xchg r12, r13
| 1 | | 0.5 | | | | | 0.5 | | CP | xchg r14, rbx
| 1 | 0.5 | | | | | 0.5 | | | CP | xchg rcx, rdx
| 1 | | 0.5 | | | | | 0.5 | | CP | xchg rdi, rsi
Total Num Of Uops: 6
With the same register for for different operands
With 1 independent instruction
Throughput Analysis Report
--------------------------
Block Throughput: 1.00 Cycles Throughput Bottleneck: Dependency chains (possibly between iterations)
Port Binding In Cycles Per Iteration:
---------------------------------------------------------------------------------------
| Port | 0 - DV | 1 | 2 - D | 3 - D | 4 | 5 | 6 | 7 |
---------------------------------------------------------------------------------------
| Cycles | 0.2 0.0 | 0.2 | 0.0 0.0 | 0.0 0.0 | 0.0 | 0.2 | 0.2 | 0.0 |
---------------------------------------------------------------------------------------
| Num Of | Ports pressure in cycles | |
| Uops | 0 - DV | 1 | 2 - D | 3 - D | 4 | 5 | 6 | 7 | |
---------------------------------------------------------------------------------
| 1 | 0.2 | 0.2 | | | | 0.2 | 0.2 | | CP | xchg r8, r8
Total Num Of Uops: 1
With 13 independent instructions
Throughput Analysis Report
--------------------------
Block Throughput: 3.25 Cycles Throughput Bottleneck: FrontEnd, Port0, Port1, Port5, Port6
Port Binding In Cycles Per Iteration:
---------------------------------------------------------------------------------------
| Port | 0 - DV | 1 | 2 - D | 3 - D | 4 | 5 | 6 | 7 |
---------------------------------------------------------------------------------------
| Cycles | 3.2 0.0 | 3.2 | 0.0 0.0 | 0.0 0.0 | 0.0 | 3.2 | 3.2 | 0.0 |
---------------------------------------------------------------------------------------
| Num Of | Ports pressure in cycles | |
| Uops | 0 - DV | 1 | 2 - D | 3 - D | 4 | 5 | 6 | 7 | |
---------------------------------------------------------------------------------
| 1 | 0.2 | 0.2 | | | | 0.2 | 0.2 | | CP | xchg r8, r8
| 1 | 0.2 | 0.2 | | | | 0.2 | 0.2 | | CP | xchg r9, r9
| 1 | 0.2 | 0.2 | | | | 0.2 | 0.2 | | CP | xchg r10, r10
| 1 | 0.2 | 0.2 | | | | 0.2 | 0.2 | | CP | xchg r11, r11
| 1 | 0.2 | 0.2 | | | | 0.2 | 0.2 | | CP | xchg r12, r12
| 1 | 0.2 | 0.2 | | | | 0.2 | 0.2 | | CP | xchg r13, r13
| 1 | 0.2 | 0.2 | | | | 0.2 | 0.2 | | CP | xchg r14, r14
| 1 | 0.2 | 0.2 | | | | 0.2 | 0.2 | | CP | xchg rbx, rbx
| 1 | 0.2 | 0.2 | | | | 0.2 | 0.2 | | CP | xchg rcx, rcx
| 1 | 0.2 | 0.2 | | | | 0.2 | 0.2 | | CP | xchg rdx, rdx
| 1 | 0.2 | 0.2 | | | | 0.2 | 0.2 | | CP | xchg rdi, rdi
| 1 | 0.2 | 0.2 | | | | 0.2 | 0.2 | | CP | xchg rsi, rsi
| 1 | 0.2 | 0.2 | | | | 0.2 | 0.2 | | CP | xchg rbp, rbp
Total Num Of Uops: 13
With the -no_interiteration flag
Throughput Analysis Report
--------------------------
Block Throughput: 0.25 Cycles Throughput Bottleneck: FrontEnd, Port0, Port1, Port5, Port6
Port Binding In Cycles Per Iteration:
---------------------------------------------------------------------------------------
| Port | 0 - DV | 1 | 2 - D | 3 - D | 4 | 5 | 6 | 7 |
---------------------------------------------------------------------------------------
| Cycles | 0.2 0.0 | 0.2 | 0.0 0.0 | 0.0 0.0 | 0.0 | 0.2 | 0.2 | 0.0 |
---------------------------------------------------------------------------------------
| Num Of | Ports pressure in cycles | |
| Uops | 0 - DV | 1 | 2 - D | 3 - D | 4 | 5 | 6 | 7 | |
---------------------------------------------------------------------------------
| 1 | 0.2 | 0.2 | | | | 0.2 | 0.2 | | CP | xchg r8, r9
Total Num Of Uops: 1