VPSRAD (YMM, YMM, I8) - Throughput and Uops (IACA 2.3)
With different registers for different operands
With 1 independent instruction
Throughput Analysis Report
--------------------------
Block Throughput: 0.50 Cycles Throughput Bottleneck: FrontEnd
Port Binding In Cycles Per Iteration:
---------------------------------------------------------------------------------------
| Port | 0 - DV | 1 | 2 - D | 3 - D | 4 | 5 | 6 | 7 |
---------------------------------------------------------------------------------------
| Cycles | 0.5 0.0 | 0.5 | 0.0 0.0 | 0.0 0.0 | 0.0 | 0.0 | 0.0 | 0.0 |
---------------------------------------------------------------------------------------
| Num Of | Ports pressure in cycles | |
| Uops | 0 - DV | 1 | 2 - D | 3 - D | 4 | 5 | 6 | 7 | |
---------------------------------------------------------------------------------
| 1 | 0.5 | 0.5 | | | | | | | CP | vpsrad ymm0, ymm1, 0x2
Total Num Of Uops: 1
With 12 independent instructions
Throughput Analysis Report
--------------------------
Block Throughput: 6.00 Cycles Throughput Bottleneck: Backend. Port0, Port1
Port Binding In Cycles Per Iteration:
---------------------------------------------------------------------------------------
| Port | 0 - DV | 1 | 2 - D | 3 - D | 4 | 5 | 6 | 7 |
---------------------------------------------------------------------------------------
| Cycles | 6.0 0.0 | 6.0 | 0.0 0.0 | 0.0 0.0 | 0.0 | 0.0 | 0.0 | 0.0 |
---------------------------------------------------------------------------------------
| Num Of | Ports pressure in cycles | |
| Uops | 0 - DV | 1 | 2 - D | 3 - D | 4 | 5 | 6 | 7 | |
---------------------------------------------------------------------------------
| 1 | 1.0 | | | | | | | | CP | vpsrad ymm0, ymm1, 0x2
| 1 | | 1.0 | | | | | | | CP | vpsrad ymm2, ymm1, 0x2
| 1 | 1.0 | | | | | | | | CP | vpsrad ymm3, ymm1, 0x2
| 1 | | 1.0 | | | | | | | CP | vpsrad ymm4, ymm1, 0x2
| 1 | 1.0 | | | | | | | | CP | vpsrad ymm5, ymm1, 0x2
| 1 | | 1.0 | | | | | | | CP | vpsrad ymm6, ymm1, 0x2
| 1 | 1.0 | | | | | | | | CP | vpsrad ymm7, ymm1, 0x2
| 1 | | 1.0 | | | | | | | CP | vpsrad ymm8, ymm1, 0x2
| 1 | 1.0 | | | | | | | | CP | vpsrad ymm9, ymm1, 0x2
| 1 | | 1.0 | | | | | | | CP | vpsrad ymm10, ymm1, 0x2
| 1 | 1.0 | | | | | | | | CP | vpsrad ymm11, ymm1, 0x2
| 1 | | 1.0 | | | | | | | CP | vpsrad ymm12, ymm1, 0x2
Total Num Of Uops: 12
With the same register for for different operands
Throughput Analysis Report
--------------------------
Block Throughput: 0.95 Cycles Throughput Bottleneck: FrontEnd
Port Binding In Cycles Per Iteration:
---------------------------------------------------------------------------------------
| Port | 0 - DV | 1 | 2 - D | 3 - D | 4 | 5 | 6 | 7 |
---------------------------------------------------------------------------------------
| Cycles | 0.5 0.0 | 0.5 | 0.0 0.0 | 0.0 0.0 | 0.0 | 0.0 | 0.0 | 0.0 |
---------------------------------------------------------------------------------------
| Num Of | Ports pressure in cycles | |
| Uops | 0 - DV | 1 | 2 - D | 3 - D | 4 | 5 | 6 | 7 | |
---------------------------------------------------------------------------------
| 1 | 0.5 | 0.5 | | | | | | | CP | vpsrad ymm0, ymm0, 0x2
Total Num Of Uops: 1